module multi(clk,rst,a,in,out);

input clk,rst;

input [7:0]a,in;

output [7:0]out;

wire [7:0]w;

wire cout;

shifting k(clk,a,w);

setting f(clk,rst,3'b011,in,w,1'b0,out,cout);

endmodule